YosysΒΆ

Yosys is a framework for Verilog RTL synthesis, used as one of three VTR front-ends to perform logic synthesis, elaboration, and converting a subset of the Verilog Hardware Description Language (HDL) into a BLIF netlist.

The Odin-II, Yosys, and Yosys+Odin-II Synthesis Flows