Verilog-to-Routing Logo
latest

Quick Start

  • VTR Quick Start

Usage

  • VTR
  • FPGA Architecture Description
  • VPR
  • Odin II
    • Quickstart
    • User guide
    • Verilog Support
    • Contributing
    • Regression Tests
    • Verify Script
    • TESTING ODIN II
  • Yosys
  • ABC
  • Tutorials
  • Utilities

Development

  • Developer Guide
  • VTR Change Log

Appendix

  • Contact
  • Glossary
  • Publications & References

API Reference

  • VPR API
  • VTRUTIL API
  • VPR INTERNALS
Verilog-to-Routing
  • Docs »
  • Odin II
  • Edit on GitHub

Odin II¶

Odin II is used for logic synthesis and elaboration, converting a subset of the Verilog Hardware Description Language (HDL) into a BLIF netlist.

Quickstart

  • Quickstart
    • Prerequisites
    • Building
    • Basic Usage
    • Example Usage

User Guide

  • User guide
    • Synthesis Arguments
    • Simulation Arguments
    • Examples
    • Getting Help
    • Reporting Bugs and Feature Requests

verilog Support

  • Verilog Support
    • Lexicon
    • Syntax

Developer Guide

  • Contributing
    • Creating a Pull Request (PR)
    • Odin II’s Flow
    • Useful tools of Odin II for Developers
  • Regression Tests
    • Benchmarks
    • Creating Regression Tests
    • Regression Test Summaries
  • Verify Script
    • Arguments
    • Examples
  • TESTING ODIN II
    • USING MODELSIM TO TEST ODIN II
Next Previous

© Copyright 2012-2022, VTR Developers Revision f669015f.

Built with Sphinx using a theme provided by Read the Docs.
Read the Docs v: latest
Versions
latest
stable
v8.0.0
Downloads
pdf
html
epub
On Read the Docs
Project Home
Builds

Free document hosting provided by Read the Docs.