Verilog-to-Routing
v8.0.0

Usage

  • VTR
  • FPGA Architecture Description
  • VPR
  • Odin II
  • ABC
  • Tutorials
  • Utilities
    • FPGA Assembly (FASM) Output Support

Development

  • Developer Guide
  • VTR Change Log

Appendix

  • Contact
  • Glossary
  • Publications & References
Verilog-to-Routing
  • Docs »
  • Utilities
  • Edit on GitHub

UtilitiesΒΆ

  • FPGA Assembly (FASM) Output Support
    • FASM metadata
    • Invoking genfasm
    • FASM prefixing
    • Simple FASM feature emissions
    • Emitting LUTs
    • Within tile interconnect features
    • Passing parameters through to the FASM Output
Next Previous

© Copyright 2016, VTR Developers Revision fd69801f.

Built with Sphinx using a theme provided by Read the Docs.