Verilog-to-Routing
v8.0.0
Usage
VTR
FPGA Architecture Description
VPR
Odin II
ABC
Tutorials
Design Flow Tutorials
Basic Design Flow Tutorial
Architecture Modeling
Running the Titan Benchmarks
Post-Implementation Timing Simulation
Utilities
Development
Developer Guide
VTR Change Log
Appendix
Contact
Glossary
Publications & References
Verilog-to-Routing
Docs
»
Tutorials
»
Design Flow Tutorials
Edit on GitHub
Design Flow Tutorials
ΒΆ
These tutorials describe how to run the VTR design flow.
Basic Design Flow Tutorial